Abstract-Real-time classification of patterns of spike trains is a difficult computational problem that both natural and artificial networks of spiking neurons are confronted with. The solution to this problem not only could contribute to understanding the fundamental mechanisms of computation used in the biological brain, but could also lead to efficient hardware implementations of a wide range of applications ranging from autonomous sensory-motor systems to brain-machine interfaces. Here we demonstrate real-time classification of complex patterns of mean firing rates, using a VLSI network of spiking neurons and dynamic synapses which implement a robust spike-driven plasticity mechanism. The learning rule implemented is a supervised one: a teacher signal provides the output neuron with an extra input spike-train during training, in parallel to the spike-trains that represent the input pattern. The teacher signal simply indicates if the neuron should respond to the input pattern with a high rate or with a low one. The learning mechanism modifies the synaptic weights only as long as the current generated by all the stimulated plastic synapses does not match the output desired by the teacher, as in the perceptron learning rule. We describe the implementation of this learning mechanism and present experimental data that demonstrate how the VLSI neural network can learn to classify patterns of neural activities, also in the case in which they are highly correlated.
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I. INTRODUCTION
T HE process of classification of patterns performed by neural networks is usually the result of a training procedure, during which the synaptic strengths between neurons are modified according to a learning prescription. During training the network has to create, modify and preserve memories of the representations of the learnt classes. In particular the memory elements (the synaptic weights), should be modified to learn from experience and create new memories (memory encoding), and at the same time the old memories should be protected from being overwritten by new ones (memory preservation).
Here we describe a VLSI system based on a network of integrate-and-fire (I&F) neurons and plastic synapses, which can learn to classify complex patterns, efficiently solving both the memory encoding and the memory preservation problems. Within this context, the term complex patterns refers to sets of spike trains with "high" or "low" mean firing rates, or with graded mean firing rates (i.e., which can assume more than just two values), and that can be correlated or uncorrelated in space. Specifically, we demonstrate how the system proposed can robustly classify patterns of mean firing rates, also in the case in which there are strong correlations between them.
The VLSI circuits operate in real-time, and have biologically plausible time constants (e.g., of the order of tens of milliseconds), so that they are well matched to sensory signals and are inherently synchronized with the real world events. Therefore, our hardware implementation could be efficiently utilized for a wide range of sensory-motor applications such as on-line learning in autonomous robotics, or as a real-time spike-based computational module in brain-machine interfaces.
A. Memory Encoding
In a network of spiking neurons, synaptic modifications are driven by the spikes emitted by the pre-synaptic neuron and by the activity of the post-synaptic cell. A natural prescription for modifying the synapses could be based on the relative timing of the pre-and post-synaptic spikes. Spike timing dependent plasticity (STDP) is one possible mechanism motivated by experimental [1] and by theoretical studies [2] , [3] . These mechanisms have important regulatory properties [4] and they can create memories of temporal patterns of spikes (e.g., see [5] , [6] ). However, STDP in its simplest form is not suitable for learning patterns of mean firing rates [4] , as it is usually too sensitive to the specific temporal pattern of spikes and it can hardly generalize to trains of spikes sharing the same mean firing rate. Recently a new model of stochastic spike-driven synaptic plasticity has been proposed [7] that can encode patterns of mean firing rates, and captures the rich phenomenology observed in neurophysiological experiments on synaptic plasticity, including STDP protocols. In this model synaptic weights are modified upon the arrival of pre-synaptic spikes, according to the state of the post-synaptic neuron's membrane potential, and according to its recent spiking activity. If the pre-synaptic spike occurs when the membrane potential is close to its spiking threshold, the synaptic weight is potentiated. If the input spike occurs when the membrane potential is close to its resting potential, then the synaptic weight is decreased. All synaptic weight updates however are blocked if the post-synaptic neuron's recent firing activity is very high or very low. It has been shown that networks of spiking neurons that use this synaptic plasticity model can learn to classify correlated patterns of spike trains ranging from stimuli generated by auditory/vision sensors to images of handwritten digits from the reduced MNIST database [7] .
B. Memory Preservation
Immediately after a memory is created, it is most vivid and it is possible to retrieve it if enough synapses have been modified in the proper way. When new memories are stored old memories can be overwritten, eventually making memory retrieval impossible. The forgetting process for physical synapses is typically exponentially fast [8] - [10] . Such a decay of the mnemonic trace is a consequence of the fact that physical synapses are restricted to vary in a limited range and they cannot be modified with an arbitrarily large precision. As a consequence the synapses tend to reach an equilibrium distribution very rapidly, at a rate which depends on the extent by which the synapses are modified. A large number of synaptic modifications implies fast learning, but also fast forgetting. By slowing down the learning process (i.e., by modifying a reduced number of synapses), the memory lifetime can be greatly increased [8] , [9] . Extending the range in which the synapses vary, or the number of discrete states that they have to traverse to go from the lower to the upper bound, does not improve the memory performance considerably [10] . These two last considerations induced us to build synapses which are bistable, i.e., they have the minimal number of stable states, and that make transitions between one state to the other stochastically, with small probability, to slow down the learning process. Moreover we further extended the memory lifetime by modifying the synapses only when necessary, i.e., when the input pattern weighted by the plastic synapses would not generate the output desired by the supervisor. The probabilistic nature of the plasticity mechanism proposed is obtained automatically, as a direct consequence of using spiking neurons with irregular activity. Indeed, if the trains of spikes emitted by the pre-synaptic neurons have a Poisson distribution, and the transition between stable states occur only after a certain number of spike-driven events accumulate, then the changes in the synaptic weight are stochastic [11] .
C. Hardware Implementation
We implemented a VLSI network of spiking neurons with plastic bistable synapses using full custom hybrid analog/digital neuromorphic circuits. The VLSI device receives its input spikes and transmits its output spikes to the outside world using asynchronous digital circuits. Each time a spike is emitted by a neuron, its address is encoded as a binary word representing an address-event, and written on a digital-bus. In this address-event representation (AER) input and output signals are real-time digital events that carry analog information in their temporal relationships (inter-spike intervals). Recently an increasing collection of spike-based computing chips have been developed within the AER framework [12] - [14] . This device, thanks to its spike-based plasticity mechanisms, can be used in distributed multichip AER systems as a general purpose learning and classification module. VLSI implementations of spike-based learning systems have been previously proposed [15] - [21] , but they either lack the combined memory encoding and memory preservation features of the spike-based plasticity mechanism implemented in this device, or cannot cope with highly correlated patterns as efficiently as the system described here. A recent alternative VLSI implementation of the same plasticity mechanism described in this paper has been proposed in [22] . However, the circuits in that device are significantly larger than the ones used here, as they comprise additional digital modules for configuring the synaptic matrix inside the chip. In addition the synapses used in [22] lack the biologically realistic temporal dynamics present on the implementation proposed here.
II. IMPLEMENTATION OF THE SPIKE-BASED PLASTICITY MECHANISM
The VLSI chip used to carry out the classification experiments is shown in the top part of Fig. 1 . It is a prototype chip with 16 low-power integrate-and-fire (I&F) neurons [16] and 2048 dynamic synapses (128 per neuron). It was fabricated using a standard 0.35 m CMOS technology, and occupies an area of 6.1 mm . Given its parallel architecture, processing time does not increase with size, and larger networks can be fabricated by simply using more silicon real-estate. With network sizes of this order, the AER bandwidth required to operate these types of systems is not a bottleneck. For example, in worst-case scenarios (with all input and output neurons firing at a maximum firing rate of 200 Hz) this device would receive approximately 400 k address-events per second, and transmit 3.125 k events/s. The total AER bandwidth required would therefore be less than 10% of the maximum AER bandwidth available, with current AER interfacing boards (5 M events/s) [23] . In typical operating conditions, the bandwidth used is actually less than 0.2% of the maximum available.
For each output neuron on the VLSI chip, we divided the synapse circuits into four different functional blocks: 4 excitatory synapses with fixed (externally adjustable) weights, 4 inhibitory synapses, and two sets of 60 synapses with local Fig. 2 . Schematic diagram of a neuron and its synapses. The synaptic weight node w can be modified only with the occurrence of a pre-synaptic input spike (spk ). This turns on switches S1, S2 and updates w depending on the values of V and V . In parallel, the bistability circuit slowly drives the node w toward either of its two stable states. The DP I circuit produces an excitatory post-synaptic current (I ) at each pre-synaptic spike, with an amplitude that depends on the synaptic weight w. The neuron comprises a low-power I&F soma, an integrator, a voltage comparator and three current comparators(CC). Winner-take-all (WTA) circuits are used as CCs that set the output to be either equal to the bias current I , or zero. The voltage comparator enables either CC2 or CC3, depending on the value of V with respect to V . Another instance of a DPI is used to integrate the soma's action potentials V , and its output current I is copied to the three CCs. The signal V is also used to generate digital output spikes (spk ). The digital input (spk ) and output spikes (spk ) are both produced by AER interfacing circuits.
learning circuits (excitatory plastic synapses). The layout of a plastic excitatory synapse is shown in the bottom part of Fig. 1 .
In our experiments we used each individual silicon neuron as a binary classifier, that separates input patterns into two categories. During training, the patterns to be classified are presented to the plastic synapses, in parallel with the teacher signal that represents the desired (high/low) firing rate. The post-synaptic neuron responds with an activity that is proportional to its net input current, generated by the input pattern weighted by the learned synaptic efficacies, and by the teacher signal. Synapses are updated at each pre-synaptic spike by an upward or a downward jump depending on the state of the neuron's membrane potential. The jumps accumulate and eventually lead to a transition in the synaptic weight state. The transitions result in long term changes in synaptic weights, and indicate that the input patterns have been learned. If, during training the neuron's response becomes aligned to the teacher signal (i.e., it is either a high or a low mean firing rate), then the synaptic jumps are blocked. This indicates that enough synapses have learned their correct states and recruitment of further synapses is not necessary for that particular pattern.
III. VLSI LEARNING CIRCUITS
The learning circuits are responsible for locally updating the synaptic weights to learn to classify input patterns. When an address-event is received by a specific plastic synapse, its learning circuits update the synaptic weight according to a spike-driven learning rule recently proposed in [7] . The synapse then produces an excitatory post-synaptic current (EPSC) with an amplitude proportional to its weight, and an exponential profile over time which can be set to last from microseconds to several hundreds of milliseconds [24] . The currents of all synapses afferent to the target neuron are summed into the neuron's membrane capacitance node. Eventually the I&F neuron's membrane potential exceeds a threshold and the soma circuit generates an output spike. As prescribed by the theoretical model [7] , the magnitude of weight change is determined by the state of the post-synaptic neuron's membrane potential and by the neuron's mean firing rate, at the arrival of the input pre-synaptic spike. The weight updates are performed locally at each synapse, by the pre-synaptic weight update modules, depending on two global eligibility traces computed by the neuron's post-synaptic weight control module. In Fig. 2 we show a schematic diagram of a neuron with its synapses, and the circuit details of both modules.
A. Pre-Synaptic Weight-Update Module
This module, shown in the bottom-left part of Fig. 2 , comprises five circuit blocks: an AER interface circuit, a Pulse Extender (PE), a local weight update circuit, a bistability weight refresh circuit, and a diff-pair integrator (DPI) synapse [24] . The AER circuit acts as an interface that receives the address-event signals (
) and activates the switches (MOSFETs) labeled and . The weight update circuit is composed of the two switches and in series to an n-FET and a p-FET respectively. This circuit increases or decreases the node voltage by sourcing or sinking charge from the capacitor connected to that node. The polarity of weight change depends on the value of the eligibility traces and , broadcast from the post-synaptic weight control module. The bistability circuit is a low slew-rate amplifier in positive feedback configuration. Its negative input is connected to the weight and its positive input is connected to the threshold bias . The amplifier supply rails are set to the voltages that correspond to the two synaptic weights stable states, defined as and for the high and low state respectively. Its bias current, a weak subthreshold current , determines the positive and negative slew rates. The bistability circuit drives the weight toward one of the two stable states obeying the following equation:
if and if and
In parallel to this slow drive toward one of the two stable states, every pre-synaptic spike induces one instantaneous jump on according to the following rule: (2) where is the capacitance connected to node , the duration of the input pulse , and and are copies of and in the post-synaptic weight control module, derived from the global eligibility traces and . In addition to updating the synaptic weight, the input pulse is extended by the PE circuit ( ) and fed into the synapse DPI module. With every pre-synaptic spike the DPI produces an EPSC ( ) with an amplitude that is proportional to the synaptic weight , and with exponential temporal dynamics [24] .
B. Post-Synaptic Weight Control Module
As well as implementing the leaky I&F soma model, the post-synaptic weight control module in the bottom right part of Fig. 2 produces two global eligibility traces and , that are used to determine the sign and amplitude of the weight change , and that are broadcast to all the synapses belonging to the same neuron. Post-synaptic spikes are integrated by another instance of the DPI circuit, to produce a current proportional to the neuron's average spiking activity. In parallel, the instantaneous value of the neuron's membrane potential is compared to the constant threshold bias . Three current-mode winner-take-all circuits (CC1, CC2, CC3) [25] compare the current to the three threshold currents , , and . The values of the final eligibility traces are derived from the output currents and , that depend both on the outcome of the current-mode comparison, and on the state of with respect to . Specifically, if and otherwise
if and otherwise (4) where is the winner-take-all circuit's bias current. When not null, currents and are complementary, i.e., only one of them is equal to at a time. In Fig. 3 we show the output of these circuits in response to a Poisson distributed excitatory input to a non-plastic synapse. The top trace represents the gate voltage measured from the MOSFET producing , while the two bottom traces and represent the gate voltages of the n-and p-FETs producing and , respectively. The second trace from the top ( ) represents the membrane potential of the post-synaptic neuron. The dashed horizontal line in this plot represents . As the neuron's spikes are integrated, the output current increases with an exponential profile over time. The voltage changes accordingly, before reaching a steady-state asymptotic value that depends on the mean input frequency [24] . As becomes larger than the first threshold both and are activated. When becomes larger than the second threshold the current is deactivated (and changes accordingly). As becomes larger than the third threshold , also the current is switched off. When not null, the magnitude of or is equal to the winner-take-all subthreshold bias current . Changes in and create voltage swings of a few 100 mVs in and . These small voltage changes do not create appreciable cross-talk among the metal wires that broadcast the signals spanning the entire length of the chip, including the node. This is a better solution for distributing these global control signals, compared to using digital voltages, as in alternative approaches [26] .
Except for and , which have a common source, all voltage and current variables that determine the synaptic dynamics can be independently set.
IV. STOCHASTIC PLASTICITY AND LEARNING RATE
The VLSI spike-based learning circuits are deterministic. Variability is introduced in the system by using Poisson distributed spike trains as input signals. To characterize the stochastic nature of the weight update process, we generated synthetic Poisson distributed spike trains on a workstation and converted them into Address-Events using a dedicated PCI-AER board [12] , [27] . Fig. 4 shows the outcome of two training experiments that point out the stochastic nature of the weight update mechanism. Fig. 4(a) shows an experiment that did not produce a transition in the synaptic weight stable state, while Fig. 4(b) shows an equivalent experiment in which the weight made a transition. The bottom panels in both subfigures show the input spike The updates in the synaptic weight produced an LTD transition that remains consolidated. V and V represent the potentiated and depressed levels respectively. w denotes the synaptic weight, and the bistability threshold.
trains sent to the plastic synapse ( ). In both cases the mean firing rate was set to 60 Hz. The top panels show the membrane potential of the post-synaptic neuron ( ), firing at an average firing rate of 30 Hz (in both cases). The middle panels show the changes in the synaptic weight voltage. In one case the weight does not cross the bistability threshold and maintains its previous stable state, while in the other it switches state. As evident from the measurements, even if the mean firing rates of pre-and post-synaptic neurons are the same, the nature of the weight transition is stochastic. The transition probability can be tuned by changing the pre-and post-synaptic neuron's mean firing rates, by modifying the value of the bistability threshold , by changing the height of the synaptic weight jump (set by ), and/or by modulating the threshold bias of post-synaptic neuron (see Fig. 2 ). Synaptic weight transitions from low to high values are denoted as long-term potentiation (LTP) events, while transitions from high to low values are denoted as long-term depression (LTD). One essential feature of this learning rule, implemented in the post-synaptic weight control module, is the non-monotonicity of the LTP/LTD probabilities as a function of the mean post-synaptic firing rate [7] . Such non-monotonicity, arises from the conjunction of the conditions expressed in (3) and (4) with the occurrence of pre-synaptic spikes, (equivalent to a Hebbian potentiation or depotentiation signal). The fact that the learning stops when is either very high ( ) or very low ( ), prevents the synaptic weight from saturating. As the stop-learning occurs when the learned synaptic weights lead to a correct classification, this mechanism implements a Perceptron learning rule. In Fig. 5 we show experimental results where we measured the LTP and LTD transitions of 60 synapses over 20 trials, for different values of . The abscissa of each panel represents the trial number, while the ordinate represents the synapse address. White pixels represent a high weight, and black pixels a low weight. To test for LTD transitions (top row) we initialized the plastic synapses to a potentiated state and plotted a black pixel if the final state of the weight was low after 400 ms of stimulation. Similarly, the bottom row shows the LTP transitions, measured after initializing all synapses to a depressed state. Synapses can be initialized to a high or low state at the beginning of each training session by temporarily changing the threshold of the bistability circuit in the pre-synaptic weight-update module to or respectively. The location of the LTP/LTD transitions in Fig. 5 changes from trial to trial due to the stochastic nature of the plasticity mechanism, while their density changes with . The inset in the top right corner of Fig. 5 shows the average number of synaptic transitions across trials, for both LTD and LTP conditions, as a function of .
V. CLASSIFICATION OF RANDOM BINARY VECTORS
In these experiments we trained the network to classify binary vectors of 60 dimensions (i.e., sent to 60 plastic synapses), using an additional teacher signal sent to the neuron's non-plastic excitatory synapse. Fig. 6 shows the stimulation protocol used: the training patterns consist of binary vectors of Poisson distributed spike trains, with either a high mean firing rate (30 Hz), or a low one (2 Hz). The vectors are created in a random fashion with 50% high rates (white circles), and 50% low rates (black circles). These patterns are assigned to either a or a class. During training , when a pattern is presented to the plastic synapses, a teacher signal consisting of a Poisson distributed spike train with mean frequency of 250 Hz, is presented to one of the neuron's non-plastic excitatory synapses. Similarly, for patterns a signal, with mean rate of 20 Hz, is used. For each new training session, we generate new Poisson spike trains keeping the same pre-defined arrangement of binary high/low mean frequencies. During testing , we disable the learning mechanism (e.g., by setting ), present the input pattern without the teacher signal, and evaluate the network's response. In both training and testing paradigms the duration of spike train is 400 ms.
Prior to performing the classification experiments with multiple patterns we characterized the system's performance with control experiments using a single binary pattern. Specifically, to show how the synaptic weights evolve in the learning process we carried out the following experiment: we initialized the synaptic weights by training the neuron with 10 random binary vectors as both class and class , alternatively. We then generated a new "single" pattern, and measured the neuron's response to it, with the weights fixed in their initial state. Next we trained the neuron with this pattern as a class, interrupting the training session to test the neuron (i.e., to measure its response in absence of the teacher signal) for three consecutive times. At the end of the class training session, we assigned this single pattern to the class, and re-trained the synapses, again interrupting the training session and measuring intermediate results for three times. We repeated this experiment with 50 different binary vectors and plotted its outcome in Fig. 7 . The light gray bars in all panels represent the neuron's output frequency ( ) histogram in the initial (random) conditions. Given that in the current VLSI implementation the down jumps in the synaptic weight are larger than the up jumps (e.g., see Fig. 4 ) the random initialization phase biases the distribution of firing rates towards the class. The plots in the figure's top row show how the distribution of the output frequencies gradually increases as the training potentiates more synapses (dark gray bars). Similarly, the plots in the bottom row show how the distribution of firing rates gradually decreases (reflecting decreases in synaptic weights) as the neuron is trained with the same single pattern assigned to class. The fact that the output frequency distributions do not increase beyond approximately 200 Hz, and do not decrease completely to zero is a direct consequence of the circuit's stop-learning mechanism.
The two rightmost plots of Fig. 7 show that the output frequencies obtained from training and classes are well separated, once training is completed. These results show that the device can be robustly used to perform classification of patterns of mean firing rates. Fig. 8 . Average output frequency of two neurons, after having been trained to classify six 6 input patterns belonging to two different classes. In the left plot, patterns 1a,2a, and 3a were assigned to the C class and patterns 1b, 2b, and 3b to the C class, while training neuron-A. In the right plot the class assignments were swapped, while training neuron-B.
To characterize the system's real classification performance, we carried out the following experiment with "multiple" (six) patterns: we trained one neuron (labeled as neuron-A) with three random binary vectors (1a, 2a, and 3a) assigned to the class, and with other three random vectors (1b, 2b, and 3b) assigned to the class. We interleaved the training of the six patterns in random order. In parallel, we trained a different neuron (labeled neuron-B) with the same six patterns, but swapping the class assignments. After training, both neurons were tested with the same six patterns. To measure the mean performance and its variance, we repeated the entire procedure thirty times, creating new sets of patterns each time. In Fig. 8 we plot the average output frequencies of the two neurons in response to the six input patterns, during the testing phase. As expected, in the left plot, neuron-A fires at a higher frequency for all the patterns trained as class, and does not produce a significant response to the class patterns. Similarly in the right plot, neuron-B responds with a high firing rate to the very same patterns that were assigned to the class for neuron-A, and with a low rate for the other set of patterns. Due to the stochastic nature of the spike trains used, and the mismatch effects present in the VLSI circuits, the two neurons do not have identical performance figures. However, in this experiment a single threshold frequency is enough to correctly categorize the six patterns in two distinct classes from the neurons response.
To provide the reader with more insight on the significance of this experiment we used 2-D binary patterns representing digits (see Fig. 9 ) as input patterns. The 2-D input space is translated to a 1-D binary vector by simple raster scan and Poisson input spike trains are created with a high mean firing rate for white pixels, and a low rate for black pixels, as in the previous experiment. All symbols on the left column of Fig. 9 's left panel represent the digit 1 in different languages, while the symbols in the right panel represent the digit 2 . The average overlap between the patterns representing the digits in the left and right panels of Fig. 9 is 6%. A neuron is first trained with just two patterns (1a as class , and 2a as class ) and its response In all experiments described until now, we always used 'balanced' stimuli, stimulating on average 50% of the synapses available. However the learning algorithm has been shown to work reliably also in the unbalanced case, provided inhibition is used as well [7] . Furthermore, in the experiments described up to now the number of patterns belonging to and class were always kept equal. Hence, after training was complete, the neuron had to categorize the set of input patterns in two equal halves. To verify the capability of a neuron to recognize one pattern out of many, we created four random binary patterns (labeled 1 through 4) and trained four neurons (labeled A through D), with uneven class assignments. For neuron A, only pattern 1 was assigned to the class, and all other patterns were assigned to the class. Similarly, for neuron B only pattern 2 was assigned to the class, and for neurons C and D only patterns 3 and 4 were assigned to respectively. After multiple iterations of the training session we tested all four neurons. This was repeated forty times with new sets of four randomly generated patterns, with identical class assignments. We used a fixed threshold frequency (20 Hz) as decision boundary and counted the number of times each neuron's output crossed it, while testing all four patterns. As expected, neuron-A crossed the threshold many more times in response to pattern 1, compared to the responses to other patterns, and all other neurons behaved correspondingly. The gray bars in Fig. 10 show the fraction of times ( ) each neuron crossed the decision boundary. The height of the gray bars for the patterns corresponding to the class show the fraction of correct classification, while the gray bars for patterns of the class show the fraction of misclassified results. We also counted the number of times resided within the narrow band between 16 Hz and 20 Hz, and considered that as un-classified output. This means that the output is neither high enough to categorize the pattern as a class nor low enough for a class. The thin black bars show the fraction of times this happened.
VI. CLASSIFICATION PERFORMANCE
In order to do a quantitative characterization of the network's classification performance, we used a discrimination analysis based on the Receiver Operating Characteristics (ROC) [28] . An ROC graph is a technique for measuring the sensitivity and specificity of a binary classifier. In a ROC graph the classifier's true positive rate (number of correct classifications) is plotted against its false positive rate (number of mis-classifications) using a sliding threshold for the classifier's decision boundary (e.g., the neuron's output frequency), ranging from 0 to infinity. The area under the ROC curve (AUC) is a measure of the classification performance. While unity area denotes perfect classification, an area of 0.5 indicates that the classifier is performing at chance.
We performed a classification experiment analogous to the one done for the data shown in Fig. 8 , but with different sets of input patterns, ranging from two to twelve. A ROC analysis was done on the neuron's output frequency, for each set of input patterns used. Fig. 11(a) shows the AUC values of the single neuron classifier (solid line) as a function of the number of patterns in a set. In addition, instead of using a single neuron as a binary classifier, we used 20 independent classifiers trained with the same sets of patterns. Rather than using 20 different neurons as classifiers, we trained the same neuron multiple times, with different realizations of the Poisson trains for the teacher signal, but same input pattern spike trains [29] . In the testing phase, a majority decision rule was used for the classification result. The dashed line in Fig. 11(a) shows the performance achieved using this method. This is a boosting technique [30] that provides clear advantages over the use of a single classifier. The improvement can be attributed to the fact that the synaptic updates are stochastic and independent on the different classifiers. As a consequence every neuron response can be regarded as the outcome of a weak classifier which makes errors independent from the other classifiers. When using multiple VLSI neurons as multiple classifiers, the effects of mismatch and variability in the fabricated circuits can actually result beneficial in this respect.
As the number of patterns to classify increases, the classification performance decreases, as expected from theory. This is due to the fact that the overlap among patterns belonging to the and classes increases with the number of random patterns generated. The stop-learning properties implemented in this chip have a very strong effect on classification of overlapping patterns. We present a detailed comparison between the performance of networks with and without stop-learning mechanisms in [29] . In Fig. 11(b) we plot the storage capacity (solid line), defined as the number of patterns for which the classifier has an AUC value larger than 0.75, versus the number of input synapses ( ) used by the classifier. The top and bottom traces show theoretical predictions, derived from [7] , with (top dashed line) and without (bottom dashed line) the stop-learning condition. As evident from the figure, the neuromorphic circuits do not perform as well as the theoretical learning rule they implement. However they preserve the same scaling properties of networks with stochastic bounded synapses [7] , therefore allowing for the construction of VLSI spike-based learning networks with very large storage capacities.
VII. CORRELATED AND GRADED PATTERNS
The important advantage of the stop-learning mechanism implemented in this device lies in its ability to classify correlated patterns. To test this claim, we created correlated patterns using a prototype with 60 random binary values (as explained in Fig. 6 ) as a starting point. We then generated new patterns by changing only a random subset, of a size that depends on the amount of correlation. These patterns were then randomly assigned to either the or the class. In the experiments that follow we systematically increased the percentage of correlation among the input patterns, and repeated the classification experiment with increasing numbers of input patterns per class, ranging from two to eight [29] . Fig. 12 shows the AUC obtained from the ROC analysis carried out on the outcome of these experiments. The curves show a substantially constant AUC value for patterns with low and intermediate values of correlation, with a rapid drop in AUC (indicating low classification performance) only when the correlation among patterns increases beyond 90%. This remarkable performance derives from both the bistable nature of the synaptic weights and the stochastic nature of the weight updates [9] .
In addition to using binary vectors, we performed experiments with graded patterns: patterns in which the mean frequencies could be 2, 10, 20, or 30 Hz (as opposed to just 2 or 30 Hz).
Two samples of random graded input patterns are shown in the inset of Fig. 13 . Example spike raster plots corresponding to the mean frequencies used are shown next to the patterns. We performed experiments similar to those described in Section VI for classifying random patterns assigned to two classes using a single neuron. We quantified the classifier's performance using the ROC analysis as shown in Fig. 13 . The AUC value decreases with the numbers of patterns presented to the classifier during the training phase. The overall trend is similar to the one shown in Fig. 11(a) , but the rate at which the AUC value decreases (i.e., the classification performance degrades) is much higher here. This is an expected behavior, as the similarity between input patterns is even higher for graded values, and the correlation between patterns increases as more and more are used in the training set.
To further analyze the classification performance of the device on graded input patterns, we created spatially distributed Gaussian profiles as input vectors. The profiles had standard deviation of 6 synapses and a maximum mean frequency of 30 Hz. In Fig. 14 (top row) we show two such patterns in four panels, with increasing amount of overlap. The first pattern (labeled a) is centered around the synapse #25, while the other pattern (labeled b) is gradually shifted from synapse #45 (leftmost plot) to synapse #30 (rightmost plot). The pattern a was trained as a class pattern, while pattern b was trained as a class pattern. The outcome of the classification experiment, during the test phase, is plotted in the bottom row of Fig. 14. As expected, the neuron responds with a high firing rate to pattern a and with a low one to pattern b. But the difference between the high and low mean rates decreases as the overlap between the patterns increases. The classifier manages to maintain a difference in the output firing rates, even for the case in which the patterns overlap almost completely.
VIII. CONCLUSION
We proposed an efficient VLSI implementation of a spike-based learning algorithm that solves both memory encoding and memory preservation problems, by using binary synaptic weights that are updated in a stochastic manner. We presented experimental data from the chip describing the detailed behavior of the learning circuits, at the single neuron and synapse level, and presented classification results of patterns of mean firing rates, at the network level. We presented experimental results in which 60 synapses/neuron were used, and we are currently evaluating real-world problems that can take advantage of all the 2048 synapses and 16 neurons available on the chip.
The results reported demonstrate the correct functionality of the spike-based learning circuits for the difficult case of random patterns. For demonstration purposes, we showed how these results could be extended also to binary 2-D images that represent digits written in different alphabets. To characterize the classification performance of the learning circuits in a thorough and quantitative way, we performed ROC analysis on multiple iterations of training and test sessions (in order to obtain significant statistics). In addition we demonstrated how the learning performance could be further improved by using boosting techniques. Specifically we showed how performance increased significantly when using a virtual pool of neurons trained on the same input data independently. We showed how the scaling properties of the VLSI system are in accordance with those predicted by theory [9] , and used ROC analysis to demonstrate how the classification performance is robust even with highly correlated patterns. Finally, we showed how the same learning circuits can correctly classify more complex patterns that are composed of more than two mean frequencies, and that can have significant amounts of overlap in the spatial distribution of firing rates.
Due to device mismatch inherently present in the VLSI circuits, the properties of the learning circuits can vary across all synapses on the chip. Preliminary measurements indicate that these variations produce standard deviations in the inter-spikeinterval (ISI) distributions, and LTP/LTD probabilities of about 20%. Software simulations carried out in [7] demonstrate that with 20% variability artificially introduced in all dynamical parameters of the algorithm the performance degrades smoothly from 5% of misclassified and non-classified patterns to 20%. Indeed the experimental results of Section VI validate these simulations and show that the spike-based learning mechanisms proposed is (by design) robust to such variations. Furthermore, despite mismatch and inhomogeneities, the device tested could perform robust, efficient, and real-time classification of complex patterns of spike trains even with significant correlations.
To our knowledge, the classification performance achieved with this system has not yet been reported for any other spike-based learning VLSI chip.
